During the last four decades, VLSI technology growth has been driven by miniaturization that reduces cost per transistor, power consumption per transistor, with higher packing density and reduced cost of operation. However, the small transistor size leads to very high electric fields across the gate oxide which causes the difficult problem of gate oxide leakage. This problem is mitigated by high-κ/metal-gate technology, in which the gate material is copper (going back to metal from polysilicon) and the gate oxide material is a not silicon dioxide. At the same time, explosive growth of mobile portable electronics has been the driver for many scientific, engineering, and technological breakthroughs in the last few decades. Mobile electronics in particular, such as smart mobile phones, spend most of their operational time in waiting for a call or similar event. However, during these wait states leakage power dissipation has been a major issue since it drains the battery continuously. The industry has explored various solutions to reduce the OFF state leakage and multiple gate devices emerged as a solution to this problem. Double gate FinFET technology is considered as a solution to reduce OFF state leakage while having faster ON and OFF transitions and low-power dissipation. This chapter discusses these devices and presents logic libraries which can be used in the digital synthesis of large integrated circuits using such devices through electronic design automation (EDA) tools.
Introduction
The growth of VLSI technology is one of the fastest observed in human history. This has been made possible by several milestone inventions. Initially, metal-oxide semiconductor field effect transistors (MOSFETs) had aluminum gates which were slow, large in area, unreliable, with high leakage currents. Then a self-aligned-gate process arrived in which the gates of the transistors were made with polycrystalline silicon [60] , not a metal. The scaling of CMOS technology has accelerated in recent years and will arguably continue toward the 8 nm regime [4] . The superior properties of SiO 2 permit the fabrication of properly functioning devices with SiO 2 layers as thin as 1.5 nm. Further scaling of the SiO 2 layer thickness leads to tunneling gate leakage [4, 37, 52] . In addition, the small transistor size leads to very high electric fields across the gate oxide which causes the difficult problem of gate oxide leakage [41] . The use of ultra-low thickness gate oxide for short channel transistors presents the problem of gate oxide leakage in its ON, OFF, and transition states. These problems are mitigated by high-κ/metal-gate technology, in which the gate material is copper (going back to metal from polysilicon) and the gate oxide is a not silicon dioxide [7] . An insulator with a higher dielectric constant κ than that of SiO 2 (= 3.9) is used. Statistical characterization of high-κ/metal-gate digital gates as a function of process parameter variation is needed for design. In this chapter, a methodology is presented for PVT-aware high-κ/metal-gate logic library characterization. The methodology considers the process variation effects of 15 device parameters. First, statistical models for gate-induced-drain leakage (GIDL) current (Î GIDL ), off-current (Î OFF ) and drive current (Î ON ) are presented at device level. This is followed by statistical characterization of the library logic cells at room temperature. Statistical results for subthreshold current (Î sub ), GIDL current, dynamic current (Î dyn ) and delay are derived. This is followed by results for PVT-aware characterization of logic cells. The library can be used by circuit designers for digital synthesis and design exploration.
